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Heterostructure barrier quantum well device with a 
super-lattice structure of alternating lightly doped and 
heavily doped spacer layers having multiple, stable 
current-voltage curves extending continuously through 
zero bias at ambient temperature. The device can be 
repetitively switched between the multiple current- . 
voltage curves. Once placed on a particular curve, the 
device retains memory of the curve it has been set on, 
even if held at zero bias for extended periods of time. 
The device can be switched between current-voltage 
curve settings at higher positive or negative voltages 
and can be read at lower voltages. Switching between 
current-voltage curve settings can also be effected by 
additional terminal connection(s) to the spacer layer(s). 
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SEMCONDUCTOR DEVICE APPARATUS 
HAVING MULTIPLE CURRENT VOLTAGE 
CURVES AND ZERO-BLAS MEMORY 
LICENSE RIGHTS 
The United States government has a paid-up license 
in this invention and the right in limited circumstances 
to require the patent owner to license to others on rea 
sonable terms as provided for by the terms of Grant No. 
ECS-8552868 awarded by National Science Foundation 
which partially funded the research which resulted in 
the invention disclosed herein. The research was also 
partially funded by Project No. 003658-294 of the Texas 
Advanced Research Program. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to semiconductor de 
vices employing heterostructures. More specifically, 
the invention relates to a multi-state memory device 
which provides the functionality of a static random 
access memory (SRAM) cell using only a single compo 
nent. 
2. Description of the Prior Art 
Previously, heterostructures have been combined 
with super-lattice structures to create single-compo 
nent, multi-state semiconductor devices. For example, 
U.S. Pat. Nos. 4,853,753; 5,017, 973; and 4,849,934 all 
disclose single-component, multi-state semiconductor 
devices. The voltage-current characteristics of all these 
prior art devices can be illustrated by a single curve. 
Since the current-voltage curves of these devices con 
tained multiple peaks, the peaks have been used to rep 
resent different memory states in various applications. 
The reliance of prior art devices on a single current 
voltage curve has proven to have disadvantages in ap 
plications requiring non-volatile memory. In order for 
the memory to be maintained in the prior art devices, 
the bias voltage has to be maintained constant. If the 
bias voltage shifts then the memory state of the device 
shifts and the stored memory is lost. 
The power costs of having to maintain the bias volt 
age is another disadvantage of prior art multistate semi 
conductor devices. A device that does not require that 
the bias voltage be maintained in order to retain mem 
ory could have greater power efficiency. 
The present invention overcomes these disadvan 
tages of the prior art devices by not requiring that a bias 
voltage be maintained to maintain memory while also 
providing a new multistate memory capability. 
SUMMARY OF THE INVENTION 
The present invention is a semiconductor device with 
two terminals a heterostructure barrier and a super-lat 
tice structure of alternating lightly and heavily doped 
spacer layers which can be used as a multi-state memory 
device that is capable of retaining memory after Zero 
bias voltage conditions. 
In hole-based semiconductor devices the super-lattice 
structure is on the anode side of the heterostructure 
barrier; In electron majority carrier devices the super 
lattice structure is on the cathode side of the heteros 
tructure barrier. 
In other embodiments of the invention the super-lat 
tice structure can be on both the anode and cathode 












In still other embodiments of the invention, one or 
more additional terminals are electrically connected to 
individual spacer layers in order to provide greater 
control for setting the memory state of the device. 
The ability to maintain memory under zero bias volt 
age conditions offers the advantage of increased power 
usage efficiency to devices in which the present inven 
tion is utilized. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic cross-sectional representation 
of a preferred embodiment of the invention; 
FIG. 2 is a schematic cross-sectional representation 
of a second preferred embodiment of the invention; 
FIG. 3 is a schematic current-voltage diagram illus 
trating the current-voltage characteristics of the inven 
tion; 
FIG. 4 is a schematic current-voltage diagram illus 
trating the current-voltage characteristics of another 
embodiment of the invention; 
FIG. 5A-C are schematic illustrations representative 
of the charge or electron distribution in the device in 
self-consistent states at zero bias; 
FIG. 6 is a schematic cross-sectional representation 
of another preferred embodiment of the invention; 
FIG. 7 is a schematic cross-sectional representation 
of a three terminal embodiment of the invention; 
FIG. 8 is a schematic cross-sectional representation 
of a four terminal embodiment of the invention; and 
FIG. 9 is a schematic circuit diagram utilizing three 
terminal devices. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
FIG. 1 is a cross-sectional illustration of an electron 
majority carrier embodiment of the semiconductor de 
vice D. The illustration includes a anode termirial 10 
and a cathode terminal 12. Between the anode 10 and 
cathode 12 is a heterostructure barrier 14. On the cath 
ode side of the heterostructure is a super-lattice struc 
ture 16 of alternating lightly doped and heavily doped 
spacer layers 18, 20 and 22. A hole-based semiconduc 
tor device can be fabricated also. 
The embodiment of the invention shown in FIG. 1 
incorporates a double barrier, heterostructure barrier 
14. Other heterostructure barriers would also be suit 
able in other embodiments of the present invention. The 
heterostructure barrier 14 shown in FIG. 1 one consists 
of an approximately (-)18 monolayer (ML) lightly 
doped n-type - (1015 cm-3) GaAs quantum well 24 
sandwiched between nominally symmetric ~6 ML, 
unintentionally doped AlAs barriers 26 and 28. These 
layers, 24, 26 and 28, comprise the heterostructure bar 
rier 14. On the cathode side 12 of the heterostructure 
barrier 14 is a super-lattice structure 16 having: an ~18 
ML n-type - (1015 cm-3)) GaAs layer 18, -47 ML n. 
-(4x1018 cm3) GaAs layer 20, and ~65 ML n 
-(1015 cm-3) GaAs layer 22. Finally, a 1770 ML layer 
of GaAs 30 is placed on top of the spacer layers 18, 20 
and 22. On the anode 10 side of the heterostructure 
barrier 14, is an - 18 ML n-type - (1015 cm3) GaAs 
layer 32, and a nt GaAs substrate 34 on which the 
device is fabricated. 
The device D can be fabricated using a Varian Gen II 
molecular beam epitaxy (MBE) system. Before metalli 
zation, the semiconductor material can be etched in a 
2:1 HCl:H2O solution to remove surface oxides and to 
improve ohmic contact adhesion. An array of square 
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front-side contacts (nominal sizes ranging from 10 
umx 10 um to 50 p.mx50 pum) can be defined by liftoff, 
using -l.5 nm Ni/~80 nm AuCie/~15 nm Ni/~ 100 
nm Au metallization. The front-side contacts serve as a 
mask during mesa isolation by an ~8:1:1 H2SO4:H2O2:- 
H2O etching process. Finally, the device structures is 
preferably annealed in forming gas at ~450° C. for ~30 
sec. The specific contact resistance for this process is 
preferably between 1x10-60-cm2 and 5X10-60-cm2. 
The present invention is not limited to the semicon 
ductor device D disclosed above; other semiconductor 
material systems may also be employed. For example, 
SiGe/SiC/Simaterial systems have exhibited properties 
indicating that they, too, may be used to fabricate a 
device embodying the present invention. 
The operation of the present invention depends on 
quantum interference effects between the forces caused 
by the heterostructure barrier 14 and the charge/elec 
tron distribution in the super-lattice structure 16. In 
order to obtain sufficient quantum interference effects, 
the thickness of the layers in the device must be suffi 
ciently small to allow such interference. In order to get 
the sufficient charge distribution in the super-lattice 
structure 16, there should be sufficient disparity in the 
doping density of the lightly and heavily doped spacer 
layers 18, 20, and 22 to balance the charge distribution 
forces against the forces imposed by the heterostructure 
barrier 14. 
The room temperature current-voltage characteris 
tics of the device D in FIG. 1 described above are 
shown in FIG. 3. FIG. 3 illustrates the two most repeat 
able and stable conduction branches (current-voltage 
curves) A and B observed during multiple sweeps of the 
device. 
A second embodiment of the device D is shown in 
FIG. 2. This second embodiment of the device D differs 
from the first in that additional layers have been added 
to the anode 10 side of the device 42 and 44 so that the 
both the anode 10 and cathode 12 sides of the heteros 
tructure barrier 14 have super-lattice structures 16 and 
46 comprised of alternating light and heavily doped 
spacer layers. This second embodiment can also be used 
as a two-conduction branch device. In practice, the 
specific differential resistance at low bias on the high 
current density curve A has been found to be approxi 
mately 1.8 x 1050-cm2 and on the low current density 
curve B the differential resistance has been found to be 
approximately 4.6 - 10-50-cm2. 
Practically, each current-voltage curve can be used 
to represents a different memory state. The memory 
state can be changed by switching between the curves 
by applying a large enough voltage across the device. 
When the bias voltage applied across the device exceeds 
approximately 1.2V in the third quadrant (i.e., the cath 
ode 12 is negative), the device switches from curve A to 
curve B. For convenience, the bias voltage at which the 
switch occurs can be called a switching threshold volt 
age. 
As the bias voltage is swept back towards zero, the 
device follows curve B, which remains separated from 
curve A all the way through zero bias voltage. Curve B 
continues through zerobias into the first quadrant. With 
the device on curve B, when the bias voltage is in 
creased to approximately 1.5 V in the first quadrant, a 
transition occurs which switches the device back to 
curve A. The bias voltage at which this switch occurs 
can also be called a switching threshold voltage. The 











swept back into the third quadrant, where at a bias 
voltage of approximately -1.2V the device with switch 
back to curve B. This cycle can then be repeated. 
At voltages beyond approximately 1.5V in the third 
quadrant, curve B is not stable and the device switches 
back to curve A. Since curve A has a much lower resis 
tance, when this transition occurs, the device current 
can increase substantially. If precautions are not taken 
to limit the current passing through the device, the high 
current will cause very high dc power dissipation in the 
device causing "burn out” of the device. 
The device's state (which current-voltage curve the 
device is following) can be determined by applying a 
test voltage. If the device is set on curve A, then the 
current will be higher for any given test voltage. If the 
device is set on curve B, then the current will be lower. 
Test voltages must be between the switching threshold 
voltages in order to maintain the device on curve A or 
B. If a test voltage is either higher than the high thresh 
old voltage or lower than the low threshold voltage 
then the device may change states, and, in effect, write 
over the stored memory. 
Because the device can be set to either curve A or 
curve B by applying the appropriate high or low 
switching threshold voltage, the device possesses mem 
ory. Moreover, because the device maintains the curve 
A or curve B setting through zero-bias, the device 
maintains its memory setting even in zero-bias condi 
tions caused by an open circuit, power loss or short 
circuit. 
In addition to the two conduction branches previ 
ously described for the first embodiment, the second 
embodiment of the invention also has two additional 
conduction branches. The room temperature current 
voltage characteristics of the device in FIG. 2 are 
shown in FIG. 4. This figure shows four distinct curve 
settings A,B,C and D'. These self-consistent states can 
best be understood by viewing the conduction band 
edges and electron densities at zerobias for the self-con 
sistent states of the device. These are shown in FIGS. 
5A-C. The main differences between the solutions 
occur FIGS. 5A-C. The main differences between the 
solutions occur in the heavily doped spacer layers of the 
super-lattice structure. FIG. 5A illustrates the conduc 
tion band edge and electron concentration at zero bias 
for solution A" which is illustrated as a current-voltage 
curve in FIG. 4; FIG. 5B illustrates the conduction 
band edge and electron concentration at zero bias for 
solution B' which is illustrated as a current-voltage 
curve in FIG. 4; and FIG. 5C illustrates the conduction 
band edge and electron concentration at zero bias for 
solution C which is illustrated as a current-voltage 
curve in FIG. 4. The electron distribution shown in 
FIG. 5C differs from the distribution shown in FIGS. 
5A and 5B in that the distribution is asymmetric. The 
asymmetric charge distribution shown in FIG. 5C has a 
mirror image asymmetric charge distribution about the 
heterostructure barrier. The mirror image of the con 
duction band edge and electron concentrations at zero 
bias in FIG.5Cillustrates the conduction band edge and 
electron concentration at zero bias for solution D' 
which is illustrated as a current-voltage curve in FIG. 4. 
Mathematical Model 
Mathematically, the multi-state behavior of the de 
vice can be explained using a Schrödinger/Poisson 
model of the device. In the model used here, the elec 
tron concentration in the device is given by: 
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where k, and kare the wave vectors parallel and per 
pendicular to the direction of current flow, flokk) and 
fr(kak) are the Fermi-Dirac distribution functions at 
the left and right boundaries, and the wave functions 
W(z) (the superscripts indicate the direction of electron 
propagation) are solutions to the Schrödinger equation 
obtained with plane wave boundary conditions. The 
self-consistent solutions at a given bias are obtained by 
iteratively solving the Schrödinger and Poisson equa 
tions. At zero bias, any bound states that exist in the 
device are also taken into account, assuming that these 
states are occupied according to Fermi-Dirac statistics. 
The equations are solved on a uniform spatial mesh with 
a mesh spacing of approximately one (1) monolayer 
(ML). 
Multiple Terminal Apparatus 
FIGS. 6 and 7 show additional embodiments of the 
present invention. In FIG. 6, an electron majority car 
rier device D has three terminals 70, 72 and 74. One 
terminal 70 is the anode 10 side of the device and the 
second terminal 72 is connected to the cathode 12 side 
of the device. In FIG. 6, the third terminal 74 is at 
tached to one of then, heavily doped, spacer layers 20 
on the cathode 12 side of the heterostructure barrier 14. 
In FIG. 7 the third terminal 74 is attached to one of the 
n, heavily doped spacer layers 42 on the anode 10 side 
of the heterostructure barrier 14. 
FIG. 8 illustrates another embodiment of the inven 
tion in which a third 76 and a fourth 78 terminal are 
attached to the heavily doped spacer layers 20 and 42 on 
both the cathode 12 and anode 10 sides of the heteros 
tructure barrier 14. 
The third 76 and fourth 78 terminals can be used to 
switch the device from one current-voltage curve 
(state) to another. Otherwise the third 76 or fourth 78 
terminals can be left floating. In other words, the third 
and fourth terminals 76 and 78 can be used to write to 
memory and the other terminals 70 and 72 are used to 
read from memory. 
Fabrication of Multiple Terminal Apparatus 
Since the spacer layers are very thin, care must be 
taken when fabricating a three or more terminal device 
to avoid shorting the device. Therefore, etching selec 
tivity is important. One possible solution to the prob 
lems associated with fabricating devices with electrical 
connections to the very thin spacer layers has been 
disclosed in a Broekaert et al. publication in IEEE 
Transactions on Electron Devices in March 1992. Broeka 
edt et al. have developed wet chemical etching solu 
tions such as succinic acid that allow for selective etch 
ing of InPlattice-matched in AlGaAs layers using thin 
pseudomorphic AlAs layers as etch stops. If this process 
is used, the invention could be fabricated using InAl 
GaAs lattice-matched to InP, where the quantum well 
heterostructure would consist of thin (<10ML) 
strained AlAs barriers sandwiching an InGaAs quan 
tum well. Using the succinic acid solution, an etch-back 
to the first AlAs etch stop barrier should be possible, 
since the etch selectivity of AlAs to InCaAs is greater 
than 1:1000. This high selectivity allows large process 
latitude. After etching back to the first AlAs etch stop, 
a non-spiking Pd/Ge metallization could be used to 
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InGaAs layer has a very low Schottky barrier height 
and can be doped to the mid 1019 cm-3 levels, a very 
low resistance ohmic contact with negligible surface 
depletion may be formed. Thus, due to the very large 
etch selectivities available in the InAlGaAs/AlAs mate 
rial system, it is possible to fabricate a three or more 
terminal embodiment of the present invention. 
FIG. 9 shows a circuit diagram having four (4) three 
terminal devices. Such a circuit can easily be worked 
into the fabrication sequence of the semiconductor de 
vice. The diagram shows read terminals and write ter 
minals. 
The present invention may be embodied in other 
specific forms without departing from the spirit or es 
sential characteristics. The described embodiments, 
including materials used and approximate dimensions 
and doping densities, are to be considered in all respects 
only as illustrative and not restrictive, and the scope of 
the invention is, therefore, indicated by the appended 
claims rather than the foregoing description. All 
changes that come within the meaning and range of 
equivalency of the claims are embraced within their 
Scope. 
We claim: 
1. A semiconductor device, comprising: 
a) first and second terminals for making electrical 
connections to the device; 
b) a heterostructure barrier between the first and 
second terminals; and 
c) a super-lattice structure between the first terminal 
and the heterostructure barrier having a plurality 
of alternating lightly and heavily doped spacer 
layers. 
2. The semiconductor device of claim 1, wherein: 
the device is a hole carrier device and the first termi 
nal is an anode, whereby the super-lattice structure 
is on the anode side of the heterostructure barrier. 
3. The semiconductor device of claim 1, wherein: 
the device is an electron majority carrier device and 
the first terminal is a cathode, whereby the super 
lattice structure is on the cathode side of the hete 
rostructure barrier. 
4. The semiconductor device of claim 3, wherein: 
the spacer layer of the super-lattice structure closest 
to the heterostructure is a lightly doped spacer 
layer. 
5. The semiconductor device of claim 4 wherein the 
alternating spacer layers of the super lattice structure 
proceeding from the heterostructure to the cathode 
comprises: 
a first, lightly doped, layer; a second, heavily doped, 
layer; and a third lightly doped layer. 
6. The semiconductor device of claim 1, further com 
prising: 
a second super-lattice structure between the second 
terminal and the heterostructure barrier having a 
plurality of alternating lightly and heavily doped 
spacer layers. 
7. The semiconductor device of claim 6, wherein: 
a) the device is an electron majority carrier device; 
b) the first-terminal is a cathode; and 
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c) The alternating spacer layers of the first and sec 
ond super-lattice structures extend from the hete 
rostructure to each terminal as follows: a first, 
lightly doped, layer; a second, heavily doped, 
layer; and a third, lightly doped, layer. 
8. A semiconductor device, comprising: 
a) first and second terminals for making electrical 
connections to the device; 
b) a heterostructure barrier between the first and 
second terminals; 
c) a super-lattice structure between the first terminal 
and the heterostructure barrier having a plurality 
of alternating lightly and heavily doped spacer 
layers; and 
d) a third terminal for making electrical connection to 
one of the spacer layers of the super-lattice struc 
ture. 
9. The semiconductor device of claim 8 wherein: 
a) the device is an electron majority carrier device; 
b) the first terminal is a cathode, whereby the super 
lattice structure is on the cathode side of the hete 
rostructure barrier; and 
c) the third terminal is electrically connected to one 
of the heavily doped spacer layers sandwiched 
between two lightly doped spacer layers. 
10. The semiconductor device of claim 9, wherein: 
a) the alternating spacer layers of the super-lattice 
structure proceeding from the heterostructure to 
the cathode comprise a first, lightly doped, layer; a 
second, heavily doped, layer; and a third, lightly 
doped, layer; and 
b) the third terminal is electrically connected to the 
second, heavily doped, layer. 
11. The semiconductor device of claim 8, further 
comprising: 
a) a second super-lattice structure between the sec 
ond terminal and the heterostructure barrier hav 
ing a plurality of alternating lightly and heavily 
doped spacer layers; 
b) the device is an electron majority carrier device; 
c) the first terminal is a cathode; and 
d) the third terminal is connected to one of the heav 
ily doped spacer layers between two lightly doped 
spacer layers. 
12. A semiconductor device, comprising: 
a) A first and second terminal for making electrical 
connection to the device; 
b) a heterostructure barrier between the first and 
second terminal; 
c) a super-lattice structure between the first terminal 
and the heterostructure barrier having a plurality 
of alternating lightly and heavily doped spacer 
layers; and 
d) a plurality of additional terminals for making elec 
trical connection to a plurality of spacer layers of 
the super-lattice structure. 
13. The semiconductor device of claim 12, wherein: 
a) the device is an electron majority carrier device; 
b) the first terminal is a cathode, whereby the super 
lattice structure is on the cathode side of the hete 
rostructure barrier; and 
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c) the additional terminals are each connected to one 
of the heavily doped spacer layers between two 
lightly doped spacer layers. 













a) a second super-lattice structure between the sec 
ond terminal and the heterostructure barrier which 
is comprised of a plurality of alternating lightly and 
heavily doped spacer layers; 
b) the device is electron majority carrier device; 
c) the first terminal is a cathode; and 
d) the additional terminals are each connected to the 
heavily doped spacer layers between two lightly 
doped spacer layers. 
15. The semiconductor device of claim 14, wherein: 
a) the plurality of additional terminals comprise a 
third and fourth terminal; 
b) the alternating spacer layers of the first and second 
super-lattice structures from the heterostructure to 
the first and second terminal comprise a first, 
lightly doped, layer; a second, heavily doped, 
layer; and a third, lightly doped, layer; 
c) the third terminal is connected to the second, heav 
ily doped layer in the super-lattice structure on the 
first terminal side of the heterostructure barrier; 
and 
d) the fourth terminal is connected to the second 
heavily doped layer in the super-lattice structure 
on the second terminal side of the heterostructure 
barrier. 
16. A semiconductor device comprising: 
a) first and second terminals for making electrical 
connections to the device; 
b) a heterostructure barrier between the first terminal 
and the second terminal; and 
c) a super-lattice structure between the first terminal 
and the heterostructure barrier having a plurality 
of alternating lightly and heavily doped spacer 
layers. 
17. The semiconductor device of claim 16 where in 
the heterostructure barrier further comprises of a plu 
rality of heterostructure barriers. 
18. The semiconductor device of claim 16 which 
further comprises a zero-bias storage/memory device. 
19. The semiconductor storage/memory device of 
claim 18 which further comprises of 
a) means for writing to the device by setting the de 
vice to one of a plurality of characteristic current 
voltage curve; and 
b) means for reading from the device by determining 
which of the plurality of characteristic current 
voltage curves the device has been set on. 
20. A semiconductor device, comprising: 
a) first and second terminals for making electrical 
connections to the device; 
b) a heterostructure barrier between the first and 
second terminals; and 
c) a super-lattice structure between the first terminal 
and the heterostructure barrier having a plurality 
of spacer layers which are alternating lightly and 
heavily doped with impurities of the same conduc 
tivity type. 
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